Amazon cover image
Image from Amazon.com
Image from Google Jackets

Verilog digital system design: RT level synthesis, testbench and verification Zainalabedin Navabi

By: Material type: TextTextLanguage: English Publication details: New Delhi McGraw Hill Education (India) 2014Edition: 2ndDescription: xvi, 344+One CD-ROMISBN:
  • 9780070252219
Subject(s): DDC classification:
  • 621.395 NAV P14
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Date due Barcode
Books Books Deen Dayal Upadhyaya College Library 621.395 NAV P14 (Browse shelf(Opens below)) Available 5 BC 27.4 44022
Books Books Deen Dayal Upadhyaya College Library 621.395 NAV P14 (Browse shelf(Opens below)) Available SC 307 44023
Books Books Deen Dayal Upadhyaya College Library 621.395 NAV P14 (Browse shelf(Opens below)) Available SC 307 44024

Includes bibliographical references and index

There are no comments on this title.

to post a comment.

Powered by Koha